AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |
Back to Blog
Capacitor download file12/30/2023 ![]() At runtime, waves at macromodels ports are calculated using the Segment Fast Convolution (SFC) algorithm within the Digital Wave Simulator (DWS) framework. ![]() Exploiting this correspondence, the model building is performed by an iterative procedure where the PWL macromodels can be determined in order to meet defined accuracy goals on the spectrum. While the impulse response of each S-parameter is approximated as sum of delayed rectangles (rect) functions, its spectrum is interpolated as sum of the corresponding delayed cardinal sine (sinc) functions. This paper describes PWLFIT+, an extension to the frequency domain of PWLFIT, a new paradigm in time-domain macromodeling for linear multiport systems, based on a piecewise-linear (PWL) behavioral representation of the S-parameters step response. The fringe capacitance effect is negligible on the static value. The static capacitance calculated using the theoretical formula matches the experimental measurements, obvioulsly excluding the reflections. The measured responses are characterized by reflections occurring at the edges of the p.cb. Moreover the initial samples with negative time values are deleted. Some additional calculation is needed: in particular a unity value is subtracted from V1 samples. MAUI calculates the voltage at the injection port V1 instead of the reflected waveform. In this case the equivalent step risetime is set to 200ps to minimize the ringing of the transformed waveform. ![]() s1p) are converted into the step responses by means of the MAUI application available from Teledyne Lecroy. The tabulated frequency responses of the VNAs (touchstone files. Comparison between the S11 step responses obtained from the measurements and the theoretical ideal capacitors simulated by DWS.
0 Comments
Read More
Leave a Reply. |